



01

**The Bombay Salesian's Societys**  
**Don Bosco Institute of Technology**  
(An Autonomous Institute Affiliated to University of Mumbai)  
**Department of Electronics and Telecommunication Engineering**

**Syllabus for Mid Semester Examination (Date: 08 to 12 September 2025,  
Time : 10 am to 11.30 am, Maximum Marks: 30, Duration : 90 Minutes )**


**SE – SEM III**


Course Code	Course Name	Faculty Incharge	Syllabus
25ET3PCC01	Mathematics for Signal Processing	Dr. Revathy Sundarajan	<b>Module 1: Fundamentals of Signals and Systems</b> 1.1: Elementary signals: Step, Ramp, Pulse, Impulse, Sinusoids & Exponential 1.2: Classification of signals: Continuous-time & Discrete-time, Deterministic & Random, Periodic & Aperiodic, Symmetric & Anti-symmetric, Energy & Power 1.3: Signal Operations: Time shifting, Scaling, Folding. 1.4: Classification of systems: Linear/Nonlinear, Time-invariant/Time-variant, Causal/Non-causal, Stable/ Unstable. <b>Module 3: Fourier Series and Fourier Transforms</b> 3.1: Trigonometric and Exponential Fourier Series for periodic signals 3.2: Continuous Time Fourier Transform (CTFT): definition, properties. Fourier transform of standard functions. 3.3: Discrete Time Fourier Transform (DTFT): definition, properties. Fourier Transform of standard functions Fourier series; Fourier Transforms (CTFT, DTFT)
25ET3PCC02	Linear Integrated Circuits	Dr. Madhavi S. Pedaneekar	<b>Module 1: Introduction to Operational Amplifier</b> Unit 1.1 Block diagram of Op-Amp, Ideal and Practical Parameters, Voltage Transfer characteristics, Concept and types of feedback, Open loop and Closed loop configurations of Op-Amp. Unit 1.2 Inverting Amplifier, Non-inverting Amplifier, Voltage follower, Inverting and Non-Inverting Adders, Scaling and Averaging circuit, Subtractor, I-V and V-I Converter. <b>Module 2: Linear and Non-Linear Applications of Operational Amplifier</b> Unit 2.1 Integrator & Differentiator (Ideal & Practical), Active Filters: LPF, HPF, BPF, BRN, First order active low pass, high pass Filter. Unit 2.3 Comparators: Inverting and Non-inverting Comparator, Zero Crossing Detector, Schmitt Triggers: Inverting and Non-inverting Schmitt trigger. <b>Module 3: Timer IC 555: Operation, Modes, and Applications</b> Unit 3.1 IC 555 Timer: Features, Functional Block Diagram, modes of operation- Astable, Monostable and Bi-stable. Unit 3.2 Design of Astable and Monostable multivibrator using IC555.

**Syllabus for Mid Semester Examination (Date: 08 to 12 September 2025,  
Time : 10 am to 11.30 am, Maximum Marks: 30, Duration : 90 Minutes )**

**SE – SEM III**

Course Code	Course Name	Faculty Incharge	Syllabus
25ET3PCC03	Digital System Design using Verilog	Ms. Hemalata Mote	<p><b>Module1:Introduction to Verilog HDL</b>  <b>1.1</b> India semiconductor industry and GOI policies, Review of Digital circuits and systems. Introduction to HDL, Comparison between Verilog and VHDL, need and advantages of Verilog HDL, Verilog design flow, EDA tools.  <b>1.2 Hierarchical Modeling Concepts:</b> Design methodologies (top-down vs. bottom-up), FPGA Architecture Fundamentals, Different FPGAs available in the market and their applications.  <b>Module 2: Verilog Constructs &amp; Modeling Styles</b>  <b>2.1 Verilog Language Constructs:</b> Design Hierarchy, Components of a Verilog modules, Verilog simulation and synthesis concepts. Writing and simulating test benches, Lexical conventions, Data types, Port, Port declaration, variables &amp; Assignments, identifiers, operators, language constructs.  <b>2.2 Structural (Gate-level) modeling:</b> Gate types, Gate Delays, module instantiation.  <b>2.3 Dataflow modeling:</b> Continuous Assignment, Implicit Continuous Assignment, Delays.  <b>2.4 Behavioral modeling:</b> Structured procedures: initial and always, Procedural assignments: Blocking assignments, Nonblocking Assignments.  <b>Module 3: Combinational Logic Design using Verilog</b>  <b>3.1</b> Modeling of Half &amp; Full Adder, Half &amp; Full Subtractor, Ripple Carry Adder, Multiplexed adder-subtractor using various modeling styles.  <b>3.2</b> Multiplexers</p>
25ET3PCC04	Analog and Digital Communication	Ms. Namita Agarwal	<p><b>Module 1: Introduction to Electronic Communication System and Noise</b>  <b>Unit 1.1 - Fundamentals of Communication Systems:</b> Elements of Electronic Communication System, Types of Communication-Analog and Digital, Transmission Modes, Block diagrams of Analog and Digital Communication Systems.  <b>Unit 1.2- Noise in Communication Systems:</b> Definition and classification of noise (internal and external). Noise Parameters-Signal-to-noise ratio, Noise factor, Noise Figure, Noise Temperature. Friis Formula for noise in cascaded systems.  <b>Module 2:Analog Modulation and Demodulation</b>  <b>Unit 2.1 - Amplitude Modulation and Demodulation:</b>Need for Modulation, Amplitude Modulation – Definition and waveforms, Mathematical Representation of AM,modulation index. Types of AM, Frequency Spectrum and Bandwidth, Power Relations in AM Systems, Power-Saving Calculations in DSBSC and SSB.AM Demodulation–Need for Demodulation,Envelope Detector - Principle and Working.  <b>Unit 2.2- Frequency Modulation and Demodulation:</b>Definition and waveform of FM, Modulation Index,frequency deviation, deviation ratio,Bandwidth Requirement, Narrowband and Wideband FM, Pre-emphasis and De-emphasis, FM Generation- Direct Method -Varactor Diode modulator, Indirect Method- Armstrong method, FM Detection-Foster-Seeley Discriminator- Principle and Working.  <b>Unit 2.3-Radio Receivers:</b> Characteristics of Radio Receivers, Superhetrodyne Receivers-Principle, Block Diagram, and Working Principles for AM and FM Receivers.Automatic Gain Control-Need, Types of AGC, Operation, and Significance.</p>

  
 Dr. Madhavi S. Pednekar  
 Head of Department

  
 Ms. Pratibha Dumane  
 Dean Academics